ADSP-21060L

32bit, 225 BGA, SHARC Processor, 40 MIPS, 25 ns, ADSP-21060L, Analog Devices

Rated 5 Rating 5 | reviews | Write a review

Price:: US $1.00~2.00 / piece [Get Latest Price]

Reference price:

Qty (lots)	Price/lot
	US $1.00~2.00

PartNumber:: ADSP-21060L

Brand:: Analog Devices - ADI | Pack: QFP | D/C: 08+

Availability:: Supply Ability: 10000/Week Can Ship Immediately
Delivery: 10-15 Business Days (ships out within 3 Business days)

Quantity:: piece

Total Price:: US $0

Place Order via Escrow Service

Sold By

Ms. Van Dannis's store

(Singapore)

add to my favourite

100% Positive feedback

Detailed seller ratings

Visit Store

Contact Now

Esrcow Service

Place orders confidently and securely via it

Safe payments
Quick and easy transactions
Free service charges

Learn More >>

Previous Next

Products Upload time: 2012-06-26

From Other Seller

Part Number:ADSP-21060L
US $1.00 - 2.00
ECA1HHG4R7

US $10.00 - 10.00 / Piece
(0) Remove
iphone5 data cable

US $4.00 - 5.00 / Piece
(0) Remove
Quantity:

piece

Product Summary

The ADSP-21060L is a 32-bit signal processing microcomputer that offers high levels of DSP performance. The ADSP-21060LKS-160X builds on the ADSP-21060L core to form a complete system-on-a-chip, adding a dual-ported on-chip SRAM and integrated I/O peripherals supported by a dedicated I/O bus. Fabricated in a high speed, low power CMOS process, the ADSP-21060L has a 25 ns instruction cycle time and operates at 40 MIPS.

Parametrics

ADSP-21060L absolute maximum ratings: (1)Supply Voltage (VDD):-0.3V to +4.6V; (2)Input Voltage:-0.5V to VDD+0.5V; (3)Output Voltage Swing:-0.5V to VDD+0.5V; (4)Load Capacitance:200pF; (5)Storage Temperature Range:-65℃ to +150℃; (6)Lead Temperature (5 seconds):280℃; (7)Junction Temperature Under Bias:130℃.

Features

ADSP-21060L features: (1)40 MIPS, 25 ns instruction rate, single-cycle instruction execution; (2)120 MFLOPS peak, 80 MFLOPS sustained performance; (3)Dual data address generators with modulo and bit-reverse addressing); (4)Efficient program sequencing with zero-overhead looping: Single-cycle loop setup; (5)IEEE JTAG Standard 1149.1 Test Access Port and on-chip emulation; (6)32-bit single-precision and 40-bit extended-precision IEEE floating-point data formats or 32-bit fixed-point data format.